Linux premium71.web-hosting.com 4.18.0-513.11.1.lve.el8.x86_64 #1 SMP Thu Jan 18 16:21:02 UTC 2024 x86_64
LiteSpeed
Server IP : 198.187.29.8 & Your IP : 3.15.7.195
Domains :
Cant Read [ /etc/named.conf ]
User : cleahvkv
Terminal
Auto Root
Create File
Create Folder
Localroot Suggester
Backdoor Destroyer
Readme
/
usr /
include /
asm /
Delete
Unzip
Name
Size
Permission
Date
Action
a.out.h
756
B
-rw-r--r--
2025-04-08 14:13
amd_hsmp.h
8.68
KB
-rw-r--r--
2025-04-08 14:13
auxvec.h
618
B
-rw-r--r--
2025-04-08 14:13
bitsperlong.h
321
B
-rw-r--r--
2025-04-08 14:13
boot.h
323
B
-rw-r--r--
2025-04-08 14:13
bootparam.h
7.58
KB
-rw-r--r--
2025-04-08 14:13
bpf_perf_event.h
40
B
-rw-r--r--
2025-04-08 14:13
byteorder.h
176
B
-rw-r--r--
2025-04-08 14:13
debugreg.h
3.25
KB
-rw-r--r--
2025-04-08 14:13
e820.h
2.52
KB
-rw-r--r--
2025-04-08 14:13
errno.h
31
B
-rw-r--r--
2025-04-08 14:13
fcntl.h
31
B
-rw-r--r--
2025-04-08 14:13
hw_breakpoint.h
69
B
-rw-r--r--
2025-04-08 14:13
hwcap2.h
270
B
-rw-r--r--
2025-04-08 14:13
ioctl.h
31
B
-rw-r--r--
2025-04-08 14:13
ioctls.h
32
B
-rw-r--r--
2025-04-08 14:13
ipcbuf.h
32
B
-rw-r--r--
2025-04-08 14:13
ist.h
854
B
-rw-r--r--
2025-04-08 14:13
kvm.h
11.44
KB
-rw-r--r--
2025-04-08 14:13
kvm_para.h
4.24
KB
-rw-r--r--
2025-04-08 14:13
kvm_perf.h
388
B
-rw-r--r--
2025-04-08 14:13
ldt.h
1.28
KB
-rw-r--r--
2025-04-08 14:13
mce.h
1.65
KB
-rw-r--r--
2025-04-08 14:13
mman.h
1002
B
-rw-r--r--
2025-04-08 14:13
msgbuf.h
1.03
KB
-rw-r--r--
2025-04-08 14:13
msr.h
346
B
-rw-r--r--
2025-04-08 14:13
mtrr.h
4.13
KB
-rw-r--r--
2025-04-08 14:13
param.h
31
B
-rw-r--r--
2025-04-08 14:13
perf_regs.h
1.37
KB
-rw-r--r--
2025-04-08 14:13
poll.h
30
B
-rw-r--r--
2025-04-08 14:13
posix_types.h
224
B
-rw-r--r--
2025-04-08 14:13
posix_types_32.h
765
B
-rw-r--r--
2025-04-08 14:13
posix_types_64.h
609
B
-rw-r--r--
2025-04-08 14:13
posix_types_x32.h
581
B
-rw-r--r--
2025-04-08 14:13
prctl.h
618
B
-rw-r--r--
2025-04-08 14:13
processor-flags.h
6.47
KB
-rw-r--r--
2025-04-08 14:13
ptrace-abi.h
1.99
KB
-rw-r--r--
2025-04-08 14:13
ptrace.h
1.46
KB
-rw-r--r--
2025-04-08 14:13
resource.h
34
B
-rw-r--r--
2025-04-08 14:13
sembuf.h
1.02
KB
-rw-r--r--
2025-04-08 14:13
setup.h
6
B
-rw-r--r--
2025-04-08 14:13
sgx.h
8.15
KB
-rw-r--r--
2025-04-08 14:13
shmbuf.h
1.23
KB
-rw-r--r--
2025-04-08 14:13
sigcontext.h
9.5
KB
-rw-r--r--
2025-04-08 14:13
sigcontext32.h
247
B
-rw-r--r--
2025-04-08 14:13
siginfo.h
422
B
-rw-r--r--
2025-04-08 14:13
signal.h
2.83
KB
-rw-r--r--
2025-04-08 14:13
socket.h
32
B
-rw-r--r--
2025-04-08 14:13
sockios.h
33
B
-rw-r--r--
2025-04-08 14:13
stat.h
3.06
KB
-rw-r--r--
2025-04-08 14:13
statfs.h
416
B
-rw-r--r--
2025-04-08 14:13
svm.h
9.54
KB
-rw-r--r--
2025-04-08 14:13
swab.h
724
B
-rw-r--r--
2025-04-08 14:13
termbits.h
34
B
-rw-r--r--
2025-04-08 14:13
termios.h
33
B
-rw-r--r--
2025-04-08 14:13
types.h
152
B
-rw-r--r--
2025-04-08 14:13
ucontext.h
2.07
KB
-rw-r--r--
2025-04-08 14:13
unistd.h
359
B
-rw-r--r--
2025-04-08 14:13
unistd_32.h
10.87
KB
-rw-r--r--
2025-04-08 14:13
unistd_64.h
9.1
KB
-rw-r--r--
2025-04-08 14:13
unistd_x32.h
16.03
KB
-rw-r--r--
2025-04-08 14:13
vm86.h
3.04
KB
-rw-r--r--
2025-04-08 14:13
vmx.h
7.2
KB
-rw-r--r--
2025-04-08 14:13
vsyscall.h
263
B
-rw-r--r--
2025-04-08 14:13
Save
Rename
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ #ifndef _ASM_X86_PROCESSOR_FLAGS_H #define _ASM_X86_PROCESSOR_FLAGS_H /* Various flags defined: can be included from assembler. */ #include <linux/const.h> /* * EFLAGS bits */ #define X86_EFLAGS_CF_BIT 0 /* Carry Flag */ #define X86_EFLAGS_CF _BITUL(X86_EFLAGS_CF_BIT) #define X86_EFLAGS_FIXED_BIT 1 /* Bit 1 - always on */ #define X86_EFLAGS_FIXED _BITUL(X86_EFLAGS_FIXED_BIT) #define X86_EFLAGS_PF_BIT 2 /* Parity Flag */ #define X86_EFLAGS_PF _BITUL(X86_EFLAGS_PF_BIT) #define X86_EFLAGS_AF_BIT 4 /* Auxiliary carry Flag */ #define X86_EFLAGS_AF _BITUL(X86_EFLAGS_AF_BIT) #define X86_EFLAGS_ZF_BIT 6 /* Zero Flag */ #define X86_EFLAGS_ZF _BITUL(X86_EFLAGS_ZF_BIT) #define X86_EFLAGS_SF_BIT 7 /* Sign Flag */ #define X86_EFLAGS_SF _BITUL(X86_EFLAGS_SF_BIT) #define X86_EFLAGS_TF_BIT 8 /* Trap Flag */ #define X86_EFLAGS_TF _BITUL(X86_EFLAGS_TF_BIT) #define X86_EFLAGS_IF_BIT 9 /* Interrupt Flag */ #define X86_EFLAGS_IF _BITUL(X86_EFLAGS_IF_BIT) #define X86_EFLAGS_DF_BIT 10 /* Direction Flag */ #define X86_EFLAGS_DF _BITUL(X86_EFLAGS_DF_BIT) #define X86_EFLAGS_OF_BIT 11 /* Overflow Flag */ #define X86_EFLAGS_OF _BITUL(X86_EFLAGS_OF_BIT) #define X86_EFLAGS_IOPL_BIT 12 /* I/O Privilege Level (2 bits) */ #define X86_EFLAGS_IOPL (_AC(3,UL) << X86_EFLAGS_IOPL_BIT) #define X86_EFLAGS_NT_BIT 14 /* Nested Task */ #define X86_EFLAGS_NT _BITUL(X86_EFLAGS_NT_BIT) #define X86_EFLAGS_RF_BIT 16 /* Resume Flag */ #define X86_EFLAGS_RF _BITUL(X86_EFLAGS_RF_BIT) #define X86_EFLAGS_VM_BIT 17 /* Virtual Mode */ #define X86_EFLAGS_VM _BITUL(X86_EFLAGS_VM_BIT) #define X86_EFLAGS_AC_BIT 18 /* Alignment Check/Access Control */ #define X86_EFLAGS_AC _BITUL(X86_EFLAGS_AC_BIT) #define X86_EFLAGS_VIF_BIT 19 /* Virtual Interrupt Flag */ #define X86_EFLAGS_VIF _BITUL(X86_EFLAGS_VIF_BIT) #define X86_EFLAGS_VIP_BIT 20 /* Virtual Interrupt Pending */ #define X86_EFLAGS_VIP _BITUL(X86_EFLAGS_VIP_BIT) #define X86_EFLAGS_ID_BIT 21 /* CPUID detection */ #define X86_EFLAGS_ID _BITUL(X86_EFLAGS_ID_BIT) /* * Basic CPU control in CR0 */ #define X86_CR0_PE_BIT 0 /* Protection Enable */ #define X86_CR0_PE _BITUL(X86_CR0_PE_BIT) #define X86_CR0_MP_BIT 1 /* Monitor Coprocessor */ #define X86_CR0_MP _BITUL(X86_CR0_MP_BIT) #define X86_CR0_EM_BIT 2 /* Emulation */ #define X86_CR0_EM _BITUL(X86_CR0_EM_BIT) #define X86_CR0_TS_BIT 3 /* Task Switched */ #define X86_CR0_TS _BITUL(X86_CR0_TS_BIT) #define X86_CR0_ET_BIT 4 /* Extension Type */ #define X86_CR0_ET _BITUL(X86_CR0_ET_BIT) #define X86_CR0_NE_BIT 5 /* Numeric Error */ #define X86_CR0_NE _BITUL(X86_CR0_NE_BIT) #define X86_CR0_WP_BIT 16 /* Write Protect */ #define X86_CR0_WP _BITUL(X86_CR0_WP_BIT) #define X86_CR0_AM_BIT 18 /* Alignment Mask */ #define X86_CR0_AM _BITUL(X86_CR0_AM_BIT) #define X86_CR0_NW_BIT 29 /* Not Write-through */ #define X86_CR0_NW _BITUL(X86_CR0_NW_BIT) #define X86_CR0_CD_BIT 30 /* Cache Disable */ #define X86_CR0_CD _BITUL(X86_CR0_CD_BIT) #define X86_CR0_PG_BIT 31 /* Paging */ #define X86_CR0_PG _BITUL(X86_CR0_PG_BIT) /* * Paging options in CR3 */ #define X86_CR3_PWT_BIT 3 /* Page Write Through */ #define X86_CR3_PWT _BITUL(X86_CR3_PWT_BIT) #define X86_CR3_PCD_BIT 4 /* Page Cache Disable */ #define X86_CR3_PCD _BITUL(X86_CR3_PCD_BIT) #define X86_CR3_PCID_BITS 12 #define X86_CR3_PCID_MASK (_AC((1UL << X86_CR3_PCID_BITS) - 1, UL)) #define X86_CR3_PCID_NOFLUSH_BIT 63 /* Preserve old PCID */ #define X86_CR3_PCID_NOFLUSH _BITULL(X86_CR3_PCID_NOFLUSH_BIT) /* * Intel CPU features in CR4 */ #define X86_CR4_VME_BIT 0 /* enable vm86 extensions */ #define X86_CR4_VME _BITUL(X86_CR4_VME_BIT) #define X86_CR4_PVI_BIT 1 /* virtual interrupts flag enable */ #define X86_CR4_PVI _BITUL(X86_CR4_PVI_BIT) #define X86_CR4_TSD_BIT 2 /* disable time stamp at ipl 3 */ #define X86_CR4_TSD _BITUL(X86_CR4_TSD_BIT) #define X86_CR4_DE_BIT 3 /* enable debugging extensions */ #define X86_CR4_DE _BITUL(X86_CR4_DE_BIT) #define X86_CR4_PSE_BIT 4 /* enable page size extensions */ #define X86_CR4_PSE _BITUL(X86_CR4_PSE_BIT) #define X86_CR4_PAE_BIT 5 /* enable physical address extensions */ #define X86_CR4_PAE _BITUL(X86_CR4_PAE_BIT) #define X86_CR4_MCE_BIT 6 /* Machine check enable */ #define X86_CR4_MCE _BITUL(X86_CR4_MCE_BIT) #define X86_CR4_PGE_BIT 7 /* enable global pages */ #define X86_CR4_PGE _BITUL(X86_CR4_PGE_BIT) #define X86_CR4_PCE_BIT 8 /* enable performance counters at ipl 3 */ #define X86_CR4_PCE _BITUL(X86_CR4_PCE_BIT) #define X86_CR4_OSFXSR_BIT 9 /* enable fast FPU save and restore */ #define X86_CR4_OSFXSR _BITUL(X86_CR4_OSFXSR_BIT) #define X86_CR4_OSXMMEXCPT_BIT 10 /* enable unmasked SSE exceptions */ #define X86_CR4_OSXMMEXCPT _BITUL(X86_CR4_OSXMMEXCPT_BIT) #define X86_CR4_UMIP_BIT 11 /* enable UMIP support */ #define X86_CR4_UMIP _BITUL(X86_CR4_UMIP_BIT) #define X86_CR4_LA57_BIT 12 /* enable 5-level page tables */ #define X86_CR4_LA57 _BITUL(X86_CR4_LA57_BIT) #define X86_CR4_VMXE_BIT 13 /* enable VMX virtualization */ #define X86_CR4_VMXE _BITUL(X86_CR4_VMXE_BIT) #define X86_CR4_SMXE_BIT 14 /* enable safer mode (TXT) */ #define X86_CR4_SMXE _BITUL(X86_CR4_SMXE_BIT) #define X86_CR4_FSGSBASE_BIT 16 /* enable RDWRFSGS support */ #define X86_CR4_FSGSBASE _BITUL(X86_CR4_FSGSBASE_BIT) #define X86_CR4_PCIDE_BIT 17 /* enable PCID support */ #define X86_CR4_PCIDE _BITUL(X86_CR4_PCIDE_BIT) #define X86_CR4_OSXSAVE_BIT 18 /* enable xsave and xrestore */ #define X86_CR4_OSXSAVE _BITUL(X86_CR4_OSXSAVE_BIT) #define X86_CR4_SMEP_BIT 20 /* enable SMEP support */ #define X86_CR4_SMEP _BITUL(X86_CR4_SMEP_BIT) #define X86_CR4_SMAP_BIT 21 /* enable SMAP support */ #define X86_CR4_SMAP _BITUL(X86_CR4_SMAP_BIT) #define X86_CR4_PKE_BIT 22 /* enable Protection Keys support */ #define X86_CR4_PKE _BITUL(X86_CR4_PKE_BIT) /* * x86-64 Task Priority Register, CR8 */ #define X86_CR8_TPR _AC(0x0000000f,UL) /* task priority register */ /* * AMD and Transmeta use MSRs for configuration; see <asm/msr-index.h> */ /* * NSC/Cyrix CPU configuration register indexes */ #define CX86_PCR0 0x20 #define CX86_GCR 0xb8 #define CX86_CCR0 0xc0 #define CX86_CCR1 0xc1 #define CX86_CCR2 0xc2 #define CX86_CCR3 0xc3 #define CX86_CCR4 0xe8 #define CX86_CCR5 0xe9 #define CX86_CCR6 0xea #define CX86_CCR7 0xeb #define CX86_PCR1 0xf0 #define CX86_DIR0 0xfe #define CX86_DIR1 0xff #define CX86_ARR_BASE 0xc4 #define CX86_RCR_BASE 0xdc #define CR0_STATE (X86_CR0_PE | X86_CR0_MP | X86_CR0_ET | \ X86_CR0_NE | X86_CR0_WP | X86_CR0_AM | \ X86_CR0_PG) #endif /* _ASM_X86_PROCESSOR_FLAGS_H */