Linux premium71.web-hosting.com 4.18.0-553.44.1.lve.el8.x86_64 #1 SMP Thu Mar 13 14:29:12 UTC 2025 x86_64
LiteSpeed
Server IP : 198.187.29.8 & Your IP : 216.73.216.95
Domains :
Cant Read [ /etc/named.conf ]
User : cleahvkv
Terminal
Auto Root
Create File
Create Folder
Localroot Suggester
Backdoor Destroyer
Readme
/
lib64 /
llvm17 /
lib /
clang /
17 /
include /
Delete
Unzip
Name
Size
Permission
Date
Action
cuda_wrappers
[ DIR ]
drwxr-xr-x
2025-06-02 12:56
llvm_libc_wrappers
[ DIR ]
drwxr-xr-x
2025-06-02 12:56
openmp_wrappers
[ DIR ]
drwxr-xr-x
2025-06-02 12:56
ppc_wrappers
[ DIR ]
drwxr-xr-x
2025-06-02 12:56
__clang_cuda_builtin_vars.h
4.78
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_cmath.h
18.06
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_complex_builtins.h
9.36
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_device_functions.h
56.68
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_intrinsics.h
29.93
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_libdevice_declares.h
21.87
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_math.h
15.99
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_math_forward_declares.h
8.27
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_runtime_wrapper.h
17.61
KB
-rw-r--r--
2023-11-28 08:52
__clang_cuda_texture_intrinsics.h
31.86
KB
-rw-r--r--
2023-11-28 08:52
__clang_hip_cmath.h
26.34
KB
-rw-r--r--
2023-11-28 08:52
__clang_hip_libdevice_declares.h
19.87
KB
-rw-r--r--
2023-11-28 08:52
__clang_hip_math.h
31.96
KB
-rw-r--r--
2023-11-28 08:52
__clang_hip_runtime_wrapper.h
4.65
KB
-rw-r--r--
2023-11-28 08:52
__clang_hip_stdlib.h
1.19
KB
-rw-r--r--
2023-11-28 08:52
__stddef_max_align_t.h
857
B
-rw-r--r--
2023-11-28 08:52
__wmmintrin_aes.h
5.15
KB
-rw-r--r--
2023-11-28 08:52
__wmmintrin_pclmul.h
1.99
KB
-rw-r--r--
2023-11-28 08:52
adxintrin.h
7.37
KB
-rw-r--r--
2023-11-28 08:52
altivec.h
697.32
KB
-rw-r--r--
2023-11-28 08:52
ammintrin.h
7.54
KB
-rw-r--r--
2023-11-28 08:52
amxcomplexintrin.h
6.81
KB
-rw-r--r--
2023-11-28 08:52
amxfp16intrin.h
1.82
KB
-rw-r--r--
2023-11-28 08:52
amxintrin.h
21.12
KB
-rw-r--r--
2023-11-28 08:52
arm64intr.h
993
B
-rw-r--r--
2023-11-28 08:52
arm_acle.h
25.66
KB
-rw-r--r--
2023-11-28 08:52
arm_bf16.h
548
B
-rw-r--r--
2024-11-06 08:03
arm_cde.h
32.67
KB
-rw-r--r--
2024-11-06 08:03
arm_cmse.h
6.21
KB
-rw-r--r--
2023-11-28 08:52
arm_fp16.h
16.92
KB
-rw-r--r--
2024-11-06 08:03
arm_mve.h
1.48
MB
-rw-r--r--
2024-11-06 08:03
arm_neon.h
2.45
MB
-rw-r--r--
2024-11-06 08:03
arm_neon_sve_bridge.h
9.48
KB
-rw-r--r--
2023-11-28 08:52
arm_sme_draft_spec_subject_to_change.h
60.2
KB
-rw-r--r--
2024-11-06 08:03
arm_sve.h
1.51
MB
-rw-r--r--
2024-11-06 08:03
armintr.h
843
B
-rw-r--r--
2023-11-28 08:52
avx2intrin.h
186.96
KB
-rw-r--r--
2023-11-28 08:52
avx512bf16intrin.h
10.51
KB
-rw-r--r--
2023-11-28 08:52
avx512bitalgintrin.h
2.41
KB
-rw-r--r--
2023-11-28 08:52
avx512bwintrin.h
75.33
KB
-rw-r--r--
2023-11-28 08:52
avx512cdintrin.h
4.12
KB
-rw-r--r--
2023-11-28 08:52
avx512dqintrin.h
58.75
KB
-rw-r--r--
2023-11-28 08:52
avx512erintrin.h
11.83
KB
-rw-r--r--
2023-11-28 08:52
avx512fintrin.h
382.64
KB
-rw-r--r--
2023-11-28 08:52
avx512fp16intrin.h
156.63
KB
-rw-r--r--
2023-11-28 08:52
avx512ifmaintrin.h
2.49
KB
-rw-r--r--
2023-11-28 08:52
avx512ifmavlintrin.h
4.31
KB
-rw-r--r--
2023-11-28 08:52
avx512pfintrin.h
4.53
KB
-rw-r--r--
2023-11-28 08:52
avx512vbmi2intrin.h
13.17
KB
-rw-r--r--
2023-11-28 08:52
avx512vbmiintrin.h
3.72
KB
-rw-r--r--
2023-11-28 08:52
avx512vbmivlintrin.h
6.94
KB
-rw-r--r--
2023-11-28 08:52
avx512vlbf16intrin.h
19.21
KB
-rw-r--r--
2023-11-28 08:52
avx512vlbitalgintrin.h
4.23
KB
-rw-r--r--
2023-11-28 08:52
avx512vlbwintrin.h
121.26
KB
-rw-r--r--
2023-11-28 08:52
avx512vlcdintrin.h
7.66
KB
-rw-r--r--
2023-11-28 08:52
avx512vldqintrin.h
46.41
KB
-rw-r--r--
2023-11-28 08:52
avx512vlfp16intrin.h
85.51
KB
-rw-r--r--
2023-11-28 08:52
avx512vlintrin.h
322.29
KB
-rw-r--r--
2023-11-28 08:52
avx512vlvbmi2intrin.h
25.72
KB
-rw-r--r--
2023-11-28 08:52
avx512vlvnniintrin.h
13.13
KB
-rw-r--r--
2023-11-28 08:52
avx512vlvp2intersectintrin.h
4.44
KB
-rw-r--r--
2023-11-28 08:52
avx512vnniintrin.h
4.21
KB
-rw-r--r--
2023-11-28 08:52
avx512vp2intersectintrin.h
2.9
KB
-rw-r--r--
2023-11-28 08:52
avx512vpopcntdqintrin.h
2
KB
-rw-r--r--
2023-11-28 08:52
avx512vpopcntdqvlintrin.h
3.31
KB
-rw-r--r--
2023-11-28 08:52
avxifmaintrin.h
5.75
KB
-rw-r--r--
2023-11-28 08:52
avxintrin.h
195.41
KB
-rw-r--r--
2023-11-28 08:52
avxneconvertintrin.h
14.09
KB
-rw-r--r--
2023-11-28 08:52
avxvnniint16intrin.h
17.41
KB
-rw-r--r--
2023-11-28 08:52
avxvnniint8intrin.h
18.67
KB
-rw-r--r--
2023-11-28 08:52
avxvnniintrin.h
10.44
KB
-rw-r--r--
2023-11-28 08:52
bmi2intrin.h
7.09
KB
-rw-r--r--
2023-11-28 08:52
bmiintrin.h
14.12
KB
-rw-r--r--
2023-11-28 08:52
builtins.h
741
B
-rw-r--r--
2023-11-28 08:52
cet.h
1.49
KB
-rw-r--r--
2023-11-28 08:52
cetintrin.h
3.27
KB
-rw-r--r--
2023-11-28 08:52
cldemoteintrin.h
1.18
KB
-rw-r--r--
2023-11-28 08:52
clflushoptintrin.h
1.17
KB
-rw-r--r--
2023-11-28 08:52
clwbintrin.h
1.2
KB
-rw-r--r--
2023-11-28 08:52
clzerointrin.h
1.19
KB
-rw-r--r--
2023-11-28 08:52
cmpccxaddintrin.h
2.33
KB
-rw-r--r--
2023-11-28 08:52
cpuid.h
11.01
KB
-rw-r--r--
2023-11-28 08:52
crc32intrin.h
3.27
KB
-rw-r--r--
2023-11-28 08:52
emmintrin.h
192.64
KB
-rw-r--r--
2023-11-28 08:52
enqcmdintrin.h
2.12
KB
-rw-r--r--
2023-11-28 08:52
f16cintrin.h
5.39
KB
-rw-r--r--
2023-11-28 08:52
float.h
5.63
KB
-rw-r--r--
2023-11-28 08:52
fma4intrin.h
6.82
KB
-rw-r--r--
2023-11-28 08:52
fmaintrin.h
28.4
KB
-rw-r--r--
2023-11-28 08:52
fxsrintrin.h
2.82
KB
-rw-r--r--
2023-11-28 08:52
gfniintrin.h
7.57
KB
-rw-r--r--
2023-11-28 08:52
hexagon_circ_brev_intrinsics.h
15.59
KB
-rw-r--r--
2023-11-28 08:52
hexagon_protos.h
374.42
KB
-rw-r--r--
2023-11-28 08:52
hexagon_types.h
130.33
KB
-rw-r--r--
2023-11-28 08:52
hresetintrin.h
1.36
KB
-rw-r--r--
2023-11-28 08:52
htmintrin.h
6.14
KB
-rw-r--r--
2023-11-28 08:52
htmxlintrin.h
9.01
KB
-rw-r--r--
2023-11-28 08:52
hvx_hexagon_protos.h
254.26
KB
-rw-r--r--
2023-11-28 08:52
ia32intrin.h
12.72
KB
-rw-r--r--
2023-11-28 08:52
immintrin.h
23.57
KB
-rw-r--r--
2023-11-28 08:52
intrin.h
28.22
KB
-rw-r--r--
2023-11-28 08:52
inttypes.h
2.26
KB
-rw-r--r--
2023-11-28 08:52
invpcidintrin.h
764
B
-rw-r--r--
2023-11-28 08:52
iso646.h
656
B
-rw-r--r--
2023-11-28 08:52
keylockerintrin.h
17.98
KB
-rw-r--r--
2023-11-28 08:52
larchintrin.h
7.8
KB
-rw-r--r--
2023-11-28 08:52
limits.h
3.61
KB
-rw-r--r--
2023-11-28 08:52
lwpintrin.h
5
KB
-rw-r--r--
2023-11-28 08:52
lzcntintrin.h
3.18
KB
-rw-r--r--
2023-11-28 08:52
mm3dnow.h
4.5
KB
-rw-r--r--
2023-11-28 08:52
mm_malloc.h
1.88
KB
-rw-r--r--
2023-11-28 08:52
mmintrin.h
55.98
KB
-rw-r--r--
2023-11-28 08:52
module.modulemap
3.33
KB
-rw-r--r--
2023-11-28 08:52
movdirintrin.h
1.57
KB
-rw-r--r--
2023-11-28 08:52
msa.h
25.01
KB
-rw-r--r--
2023-11-28 08:52
mwaitxintrin.h
2.19
KB
-rw-r--r--
2023-11-28 08:52
nmmintrin.h
709
B
-rw-r--r--
2023-11-28 08:52
opencl-c-base.h
30.38
KB
-rw-r--r--
2023-11-28 08:52
opencl-c.h
874.39
KB
-rw-r--r--
2023-11-28 08:52
pconfigintrin.h
1.19
KB
-rw-r--r--
2023-11-28 08:52
pkuintrin.h
934
B
-rw-r--r--
2023-11-28 08:52
pmmintrin.h
10.5
KB
-rw-r--r--
2023-11-28 08:52
popcntintrin.h
1.82
KB
-rw-r--r--
2023-11-28 08:52
prfchiintrin.h
2.02
KB
-rw-r--r--
2023-11-28 08:52
prfchwintrin.h
2.06
KB
-rw-r--r--
2023-11-28 08:52
ptwriteintrin.h
1.05
KB
-rw-r--r--
2023-11-28 08:52
raointintrin.h
6.59
KB
-rw-r--r--
2023-11-28 08:52
rdpruintrin.h
1.59
KB
-rw-r--r--
2023-11-28 08:52
rdseedintrin.h
2.85
KB
-rw-r--r--
2023-11-28 08:52
riscv_ntlh.h
855
B
-rw-r--r--
2023-11-28 08:52
rtmintrin.h
1.25
KB
-rw-r--r--
2023-11-28 08:52
s390intrin.h
604
B
-rw-r--r--
2023-11-28 08:52
serializeintrin.h
881
B
-rw-r--r--
2023-11-28 08:52
sgxintrin.h
1.77
KB
-rw-r--r--
2023-11-28 08:52
sha512intrin.h
5.95
KB
-rw-r--r--
2023-11-28 08:52
shaintrin.h
7.37
KB
-rw-r--r--
2023-11-28 08:52
sifive_vector.h
522
B
-rw-r--r--
2023-11-28 08:52
sm3intrin.h
7.29
KB
-rw-r--r--
2023-11-28 08:52
sm4intrin.h
8.2
KB
-rw-r--r--
2023-11-28 08:52
smmintrin.h
99.32
KB
-rw-r--r--
2023-11-28 08:52
stdalign.h
911
B
-rw-r--r--
2023-11-28 08:52
stdarg.h
1.66
KB
-rw-r--r--
2023-11-28 08:52
stdatomic.h
8.3
KB
-rw-r--r--
2023-11-28 08:52
stdbool.h
1.04
KB
-rw-r--r--
2023-11-28 08:52
stddef.h
4.16
KB
-rw-r--r--
2023-11-28 08:52
stdint.h
32.49
KB
-rw-r--r--
2023-11-28 08:52
stdnoreturn.h
1.17
KB
-rw-r--r--
2023-11-28 08:52
tbmintrin.h
3.15
KB
-rw-r--r--
2023-11-28 08:52
tgmath.h
29.68
KB
-rw-r--r--
2023-11-28 08:52
tmmintrin.h
29.51
KB
-rw-r--r--
2023-11-28 08:52
tsxldtrkintrin.h
1.97
KB
-rw-r--r--
2023-11-28 08:52
uintrintrin.h
4.96
KB
-rw-r--r--
2023-11-28 08:52
unwind.h
11.21
KB
-rw-r--r--
2023-11-28 08:52
vadefs.h
1.39
KB
-rw-r--r--
2023-11-28 08:52
vaesintrin.h
2.46
KB
-rw-r--r--
2023-11-28 08:52
varargs.h
477
B
-rw-r--r--
2023-11-28 08:52
vecintrin.h
360.82
KB
-rw-r--r--
2023-11-28 08:52
velintrin.h
2.1
KB
-rw-r--r--
2023-11-28 08:52
velintrin_approx.h
3.54
KB
-rw-r--r--
2023-11-28 08:52
velintrin_gen.h
69.06
KB
-rw-r--r--
2023-11-28 08:52
vpclmulqdqintrin.h
1.06
KB
-rw-r--r--
2023-11-28 08:52
waitpkgintrin.h
1.33
KB
-rw-r--r--
2023-11-28 08:52
wasm_simd128.h
76.25
KB
-rw-r--r--
2023-11-28 08:52
wbnoinvdintrin.h
749
B
-rw-r--r--
2023-11-28 08:52
wmmintrin.h
659
B
-rw-r--r--
2023-11-28 08:52
x86gprintrin.h
2.32
KB
-rw-r--r--
2023-11-28 08:52
x86intrin.h
1.81
KB
-rw-r--r--
2023-11-28 08:52
xmmintrin.h
106.73
KB
-rw-r--r--
2023-11-28 08:52
xopintrin.h
19.96
KB
-rw-r--r--
2023-11-28 08:52
xsavecintrin.h
2.51
KB
-rw-r--r--
2023-11-28 08:52
xsaveintrin.h
1.64
KB
-rw-r--r--
2023-11-28 08:52
xsaveoptintrin.h
1
KB
-rw-r--r--
2023-11-28 08:52
xsavesintrin.h
1.24
KB
-rw-r--r--
2023-11-28 08:52
xtestintrin.h
873
B
-rw-r--r--
2023-11-28 08:52
Save
Rename
/*===---- arm_fp16.h - ARM FP16 intrinsics ---------------------------------=== * * Permission is hereby granted, free of charge, to any person obtaining a copy * of this software and associated documentation files (the "Software"), to deal * in the Software without restriction, including without limitation the rights * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell * copies of the Software, and to permit persons to whom the Software is * furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN * THE SOFTWARE. * *===-----------------------------------------------------------------------=== */ #ifndef __ARM_FP16_H #define __ARM_FP16_H #include <stdint.h> typedef __fp16 float16_t; #define __ai static __inline__ __attribute__((__always_inline__, __nodebug__)) #if defined(__aarch64__) #define vabdh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vabdh_f16(__s0, __s1); \ __ret; \ }) #define vabsh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vabsh_f16(__s0); \ __ret; \ }) #define vaddh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vaddh_f16(__s0, __s1); \ __ret; \ }) #define vcageh_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vcageh_f16(__s0, __s1); \ __ret; \ }) #define vcagth_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vcagth_f16(__s0, __s1); \ __ret; \ }) #define vcaleh_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vcaleh_f16(__s0, __s1); \ __ret; \ }) #define vcalth_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vcalth_f16(__s0, __s1); \ __ret; \ }) #define vceqh_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vceqh_f16(__s0, __s1); \ __ret; \ }) #define vceqzh_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vceqzh_f16(__s0); \ __ret; \ }) #define vcgeh_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vcgeh_f16(__s0, __s1); \ __ret; \ }) #define vcgezh_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcgezh_f16(__s0); \ __ret; \ }) #define vcgth_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vcgth_f16(__s0, __s1); \ __ret; \ }) #define vcgtzh_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcgtzh_f16(__s0); \ __ret; \ }) #define vcleh_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vcleh_f16(__s0, __s1); \ __ret; \ }) #define vclezh_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vclezh_f16(__s0); \ __ret; \ }) #define vclth_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (uint16_t) __builtin_neon_vclth_f16(__s0, __s1); \ __ret; \ }) #define vcltzh_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcltzh_f16(__s0); \ __ret; \ }) #define vcvth_n_s16_f16(__p0, __p1) __extension__ ({ \ int16_t __ret; \ float16_t __s0 = __p0; \ __ret = (int16_t) __builtin_neon_vcvth_n_s16_f16(__s0, __p1); \ __ret; \ }) #define vcvth_n_s32_f16(__p0, __p1) __extension__ ({ \ int32_t __ret; \ float16_t __s0 = __p0; \ __ret = (int32_t) __builtin_neon_vcvth_n_s32_f16(__s0, __p1); \ __ret; \ }) #define vcvth_n_s64_f16(__p0, __p1) __extension__ ({ \ int64_t __ret; \ float16_t __s0 = __p0; \ __ret = (int64_t) __builtin_neon_vcvth_n_s64_f16(__s0, __p1); \ __ret; \ }) #define vcvth_n_u16_f16(__p0, __p1) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcvth_n_u16_f16(__s0, __p1); \ __ret; \ }) #define vcvth_n_u32_f16(__p0, __p1) __extension__ ({ \ uint32_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint32_t) __builtin_neon_vcvth_n_u32_f16(__s0, __p1); \ __ret; \ }) #define vcvth_n_u64_f16(__p0, __p1) __extension__ ({ \ uint64_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint64_t) __builtin_neon_vcvth_n_u64_f16(__s0, __p1); \ __ret; \ }) #define vcvth_s16_f16(__p0) __extension__ ({ \ int16_t __ret; \ float16_t __s0 = __p0; \ __ret = (int16_t) __builtin_neon_vcvth_s16_f16(__s0); \ __ret; \ }) #define vcvth_s32_f16(__p0) __extension__ ({ \ int32_t __ret; \ float16_t __s0 = __p0; \ __ret = (int32_t) __builtin_neon_vcvth_s32_f16(__s0); \ __ret; \ }) #define vcvth_s64_f16(__p0) __extension__ ({ \ int64_t __ret; \ float16_t __s0 = __p0; \ __ret = (int64_t) __builtin_neon_vcvth_s64_f16(__s0); \ __ret; \ }) #define vcvth_u16_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcvth_u16_f16(__s0); \ __ret; \ }) #define vcvth_u32_f16(__p0) __extension__ ({ \ uint32_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint32_t) __builtin_neon_vcvth_u32_f16(__s0); \ __ret; \ }) #define vcvth_u64_f16(__p0) __extension__ ({ \ uint64_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint64_t) __builtin_neon_vcvth_u64_f16(__s0); \ __ret; \ }) #define vcvtah_s16_f16(__p0) __extension__ ({ \ int16_t __ret; \ float16_t __s0 = __p0; \ __ret = (int16_t) __builtin_neon_vcvtah_s16_f16(__s0); \ __ret; \ }) #define vcvtah_s32_f16(__p0) __extension__ ({ \ int32_t __ret; \ float16_t __s0 = __p0; \ __ret = (int32_t) __builtin_neon_vcvtah_s32_f16(__s0); \ __ret; \ }) #define vcvtah_s64_f16(__p0) __extension__ ({ \ int64_t __ret; \ float16_t __s0 = __p0; \ __ret = (int64_t) __builtin_neon_vcvtah_s64_f16(__s0); \ __ret; \ }) #define vcvtah_u16_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcvtah_u16_f16(__s0); \ __ret; \ }) #define vcvtah_u32_f16(__p0) __extension__ ({ \ uint32_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint32_t) __builtin_neon_vcvtah_u32_f16(__s0); \ __ret; \ }) #define vcvtah_u64_f16(__p0) __extension__ ({ \ uint64_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint64_t) __builtin_neon_vcvtah_u64_f16(__s0); \ __ret; \ }) #define vcvth_f16_u16(__p0) __extension__ ({ \ float16_t __ret; \ uint16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_f16_u16(__s0); \ __ret; \ }) #define vcvth_f16_s16(__p0) __extension__ ({ \ float16_t __ret; \ int16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_f16_s16(__s0); \ __ret; \ }) #define vcvth_f16_u32(__p0) __extension__ ({ \ float16_t __ret; \ uint32_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_f16_u32(__s0); \ __ret; \ }) #define vcvth_f16_s32(__p0) __extension__ ({ \ float16_t __ret; \ int32_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_f16_s32(__s0); \ __ret; \ }) #define vcvth_f16_u64(__p0) __extension__ ({ \ float16_t __ret; \ uint64_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_f16_u64(__s0); \ __ret; \ }) #define vcvth_f16_s64(__p0) __extension__ ({ \ float16_t __ret; \ int64_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_f16_s64(__s0); \ __ret; \ }) #define vcvth_n_f16_u32(__p0, __p1) __extension__ ({ \ float16_t __ret; \ uint32_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_n_f16_u32(__s0, __p1); \ __ret; \ }) #define vcvth_n_f16_s32(__p0, __p1) __extension__ ({ \ float16_t __ret; \ int32_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_n_f16_s32(__s0, __p1); \ __ret; \ }) #define vcvth_n_f16_u64(__p0, __p1) __extension__ ({ \ float16_t __ret; \ uint64_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_n_f16_u64(__s0, __p1); \ __ret; \ }) #define vcvth_n_f16_s64(__p0, __p1) __extension__ ({ \ float16_t __ret; \ int64_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_n_f16_s64(__s0, __p1); \ __ret; \ }) #define vcvth_n_f16_u16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ uint16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_n_f16_u16(__s0, __p1); \ __ret; \ }) #define vcvth_n_f16_s16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ int16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vcvth_n_f16_s16(__s0, __p1); \ __ret; \ }) #define vcvtmh_s16_f16(__p0) __extension__ ({ \ int16_t __ret; \ float16_t __s0 = __p0; \ __ret = (int16_t) __builtin_neon_vcvtmh_s16_f16(__s0); \ __ret; \ }) #define vcvtmh_s32_f16(__p0) __extension__ ({ \ int32_t __ret; \ float16_t __s0 = __p0; \ __ret = (int32_t) __builtin_neon_vcvtmh_s32_f16(__s0); \ __ret; \ }) #define vcvtmh_s64_f16(__p0) __extension__ ({ \ int64_t __ret; \ float16_t __s0 = __p0; \ __ret = (int64_t) __builtin_neon_vcvtmh_s64_f16(__s0); \ __ret; \ }) #define vcvtmh_u16_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcvtmh_u16_f16(__s0); \ __ret; \ }) #define vcvtmh_u32_f16(__p0) __extension__ ({ \ uint32_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint32_t) __builtin_neon_vcvtmh_u32_f16(__s0); \ __ret; \ }) #define vcvtmh_u64_f16(__p0) __extension__ ({ \ uint64_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint64_t) __builtin_neon_vcvtmh_u64_f16(__s0); \ __ret; \ }) #define vcvtnh_s16_f16(__p0) __extension__ ({ \ int16_t __ret; \ float16_t __s0 = __p0; \ __ret = (int16_t) __builtin_neon_vcvtnh_s16_f16(__s0); \ __ret; \ }) #define vcvtnh_s32_f16(__p0) __extension__ ({ \ int32_t __ret; \ float16_t __s0 = __p0; \ __ret = (int32_t) __builtin_neon_vcvtnh_s32_f16(__s0); \ __ret; \ }) #define vcvtnh_s64_f16(__p0) __extension__ ({ \ int64_t __ret; \ float16_t __s0 = __p0; \ __ret = (int64_t) __builtin_neon_vcvtnh_s64_f16(__s0); \ __ret; \ }) #define vcvtnh_u16_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcvtnh_u16_f16(__s0); \ __ret; \ }) #define vcvtnh_u32_f16(__p0) __extension__ ({ \ uint32_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint32_t) __builtin_neon_vcvtnh_u32_f16(__s0); \ __ret; \ }) #define vcvtnh_u64_f16(__p0) __extension__ ({ \ uint64_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint64_t) __builtin_neon_vcvtnh_u64_f16(__s0); \ __ret; \ }) #define vcvtph_s16_f16(__p0) __extension__ ({ \ int16_t __ret; \ float16_t __s0 = __p0; \ __ret = (int16_t) __builtin_neon_vcvtph_s16_f16(__s0); \ __ret; \ }) #define vcvtph_s32_f16(__p0) __extension__ ({ \ int32_t __ret; \ float16_t __s0 = __p0; \ __ret = (int32_t) __builtin_neon_vcvtph_s32_f16(__s0); \ __ret; \ }) #define vcvtph_s64_f16(__p0) __extension__ ({ \ int64_t __ret; \ float16_t __s0 = __p0; \ __ret = (int64_t) __builtin_neon_vcvtph_s64_f16(__s0); \ __ret; \ }) #define vcvtph_u16_f16(__p0) __extension__ ({ \ uint16_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint16_t) __builtin_neon_vcvtph_u16_f16(__s0); \ __ret; \ }) #define vcvtph_u32_f16(__p0) __extension__ ({ \ uint32_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint32_t) __builtin_neon_vcvtph_u32_f16(__s0); \ __ret; \ }) #define vcvtph_u64_f16(__p0) __extension__ ({ \ uint64_t __ret; \ float16_t __s0 = __p0; \ __ret = (uint64_t) __builtin_neon_vcvtph_u64_f16(__s0); \ __ret; \ }) #define vdivh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vdivh_f16(__s0, __s1); \ __ret; \ }) #define vfmah_f16(__p0, __p1, __p2) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ float16_t __s2 = __p2; \ __ret = (float16_t) __builtin_neon_vfmah_f16(__s0, __s1, __s2); \ __ret; \ }) #define vfmsh_f16(__p0, __p1, __p2) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ float16_t __s2 = __p2; \ __ret = (float16_t) __builtin_neon_vfmsh_f16(__s0, __s1, __s2); \ __ret; \ }) #define vmaxh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vmaxh_f16(__s0, __s1); \ __ret; \ }) #define vmaxnmh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vmaxnmh_f16(__s0, __s1); \ __ret; \ }) #define vminh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vminh_f16(__s0, __s1); \ __ret; \ }) #define vminnmh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vminnmh_f16(__s0, __s1); \ __ret; \ }) #define vmulh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vmulh_f16(__s0, __s1); \ __ret; \ }) #define vmulxh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vmulxh_f16(__s0, __s1); \ __ret; \ }) #define vnegh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vnegh_f16(__s0); \ __ret; \ }) #define vrecpeh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrecpeh_f16(__s0); \ __ret; \ }) #define vrecpsh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vrecpsh_f16(__s0, __s1); \ __ret; \ }) #define vrecpxh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrecpxh_f16(__s0); \ __ret; \ }) #define vrndh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrndh_f16(__s0); \ __ret; \ }) #define vrndah_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrndah_f16(__s0); \ __ret; \ }) #define vrndih_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrndih_f16(__s0); \ __ret; \ }) #define vrndmh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrndmh_f16(__s0); \ __ret; \ }) #define vrndnh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrndnh_f16(__s0); \ __ret; \ }) #define vrndph_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrndph_f16(__s0); \ __ret; \ }) #define vrndxh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrndxh_f16(__s0); \ __ret; \ }) #define vrsqrteh_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vrsqrteh_f16(__s0); \ __ret; \ }) #define vrsqrtsh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vrsqrtsh_f16(__s0, __s1); \ __ret; \ }) #define vsqrth_f16(__p0) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ __ret = (float16_t) __builtin_neon_vsqrth_f16(__s0); \ __ret; \ }) #define vsubh_f16(__p0, __p1) __extension__ ({ \ float16_t __ret; \ float16_t __s0 = __p0; \ float16_t __s1 = __p1; \ __ret = (float16_t) __builtin_neon_vsubh_f16(__s0, __s1); \ __ret; \ }) #endif #undef __ai #endif /* __ARM_FP16_H */